|
Useful Links |
|
|
Article Details :: |
|
|
| Article Name : | | | CMOS DESIGN OF TREE MULTIPLIER USING LOW POWER AND AREA EFFICIENT FULL ADDER | | Author Name : | | | Sharad W. Akhand | | Publisher : | | | Ashok Yakkaldevi | | Article Series No. : | | | GRT-5120 | | Article URL : | |  | Author Profile View PDF In browser | | Abstract : | | | Digital electronic computations started with the introduction of vacuum tubes. But implementation of larger engines became economically and practically infeasible. The invention of the transistor, followed by the introduction of the bipolar transistor led to the first successful IC logic family, TTL (Transistor-Transistor Logic). Next was the turn of the MOS digital integrated circuit approach. As electrons have higher mobility than holes, NMOS was preferred later so processors used NMOS-only logic, with higher speed relative to the PMOS logic. But later, NMOS-only logic started suffering from the same problem: power consumption. Finally the balance tilted towards the CMOS technology. | | Keywords : | | |
|
|